A case study by researchers in the Center for Nanoscale Science and Engineering (CNSE) at North Dakota State University was published in the July 2008 issue of the Chip Scale Review magazine.
“Case Study: Building a Two-Chip Stacked Package” is authored by Fred Haring, research technician; Chris Hoffarth, engineering technician; Syed Sajid Ahmad, manager of engineering services; John Jacobson, senior design engineer; and Aaron Reinholz, associate director of electronics technology. CNSE staff members Linda Leick, Darci Hansen, Matt Sharpe and Meridith Bell also contributed significantly to the project.
With the increasing demand for more functionality and smaller size with portable devices such as cell phones, mp3 players, and GPS units, the performance and size of individual electronic components have become critical. The case study details how CNSE researchers design and manufacture a chip scale package. Engineering a single package housing multiple chips stacked vertically one on top of the other results in smaller and more efficient packages for devices. For example, CNSE researchers have successfully reduced the size of two electronics components by 75 percent.
Two or more processors packaged in a single package will result in an overall package size smaller than each individual package, yet will have the combined computing power of the two individual integrated processors. The case study walks through this two-chip stacked package process at CNSE, discussing stacked-die design considerations, substrate limitations, stack configuration, assembly process, process documentation, wire bonding, laser marking, ball attaching, singulation, inspection, testing, and hallmark successes of system completion.
The case study is found at http://www.chipscalereview.com/issues/0708/index.phpAbout the NDSU authors
Chris Hoffarth received his associate’s degree in electronics technology from North Dakota State College of Science, Wahpeton, N.D. Hoffarth was a surface mount technician at Vancsco Electronics in Valley City, N.D., before joining CNSE at NDSU in 2005. He manages the surface mount technology and chip scale package lines.
Syed Sajid Ahmad received his master’s degree in experimental physics from the University of the Punjab and his master’s degree in theoretical physics from Islamabad University, Pakistan. Ahmad was employed by Micron Technology conducting development and implementation of advanced packaging prior to joining CNSE at NDSU in 2003. At CNSE, he manages the research and manufacturing capabilities in the areas of thin film, thick film, chip scale packaging and surface mount technology.
John Jacobson received his bachelor’s degree in electronics technology from Arizona State University, Tempe. Prior to joining CNSE at NDSU in 2004, Jacobson served as a materials engineer at Micron Technology, Boise, Idaho. He leads design and electrical modeling of chip scale packaging efforts.
Aaron Reinholz received his bachelor’s degree in electrical engineering from NDSU. Prior to joining CNSE at NDSU in 2004, Reinholz served as an engineer at Rockwell Collins, Inc., Cedar Rapids, Iowa, for 13 years. He directs the CNSE engineering organization overseeing engineering services, coordinating industry partners, executing multiple projects and managing laboratory space. http://www.ndsu.edu/cnseAbout Chip Scale Review
Carol Renner | Newswise Science News
Deep Learning predicts hematopoietic stem cell development
21.02.2017 | Helmholtz Zentrum München - Deutsches Forschungszentrum für Gesundheit und Umwelt
Sensors embedded in sports equipment could provide real-time analytics to your smartphone
16.02.2017 | University of Illinois College of Engineering
In the field of nanoscience, an international team of physicists with participants from Konstanz has achieved a breakthrough in understanding heat transport
Cells need to repair damaged DNA in our genes to prevent the development of cancer and other diseases. Our cells therefore activate and send “repair-proteins”...
The Fraunhofer IWS Dresden and Technische Universität Dresden inaugurated their jointly operated Center for Additive Manufacturing Dresden (AMCD) with a festive ceremony on February 7, 2017. Scientists from various disciplines perform research on materials, additive manufacturing processes and innovative technologies, which build up components in a layer by layer process. This technology opens up new horizons for component design and combinations of functions. For example during fabrication, electrical conductors and sensors are already able to be additively manufactured into components. They provide information about stress conditions of a product during operation.
The 3D-printing technology, or additive manufacturing as it is often called, has long made the step out of scientific research laboratories into industrial...
Nature does amazing things with limited design materials. Grass, for example, can support its own weight, resist strong wind loads, and recover after being...
Nanometer-scale magnetic perforated grids could create new possibilities for computing. Together with international colleagues, scientists from the Helmholtz Zentrum Dresden-Rossendorf (HZDR) have shown how a cobalt grid can be reliably programmed at room temperature. In addition they discovered that for every hole ("antidot") three magnetic states can be configured. The results have been published in the journal "Scientific Reports".
Physicist Dr. Rantej Bali from the HZDR, together with scientists from Singapore and Australia, designed a special grid structure in a thin layer of cobalt in...
13.02.2017 | Event News
10.02.2017 | Event News
09.02.2017 | Event News
23.02.2017 | Physics and Astronomy
23.02.2017 | Earth Sciences
23.02.2017 | Life Sciences