A case study by researchers in the Center for Nanoscale Science and Engineering (CNSE) at North Dakota State University was published in the July 2008 issue of the Chip Scale Review magazine.
“Case Study: Building a Two-Chip Stacked Package” is authored by Fred Haring, research technician; Chris Hoffarth, engineering technician; Syed Sajid Ahmad, manager of engineering services; John Jacobson, senior design engineer; and Aaron Reinholz, associate director of electronics technology. CNSE staff members Linda Leick, Darci Hansen, Matt Sharpe and Meridith Bell also contributed significantly to the project.
With the increasing demand for more functionality and smaller size with portable devices such as cell phones, mp3 players, and GPS units, the performance and size of individual electronic components have become critical. The case study details how CNSE researchers design and manufacture a chip scale package. Engineering a single package housing multiple chips stacked vertically one on top of the other results in smaller and more efficient packages for devices. For example, CNSE researchers have successfully reduced the size of two electronics components by 75 percent.
Two or more processors packaged in a single package will result in an overall package size smaller than each individual package, yet will have the combined computing power of the two individual integrated processors. The case study walks through this two-chip stacked package process at CNSE, discussing stacked-die design considerations, substrate limitations, stack configuration, assembly process, process documentation, wire bonding, laser marking, ball attaching, singulation, inspection, testing, and hallmark successes of system completion.
The case study is found at http://www.chipscalereview.com/issues/0708/index.phpAbout the NDSU authors
Chris Hoffarth received his associate’s degree in electronics technology from North Dakota State College of Science, Wahpeton, N.D. Hoffarth was a surface mount technician at Vancsco Electronics in Valley City, N.D., before joining CNSE at NDSU in 2005. He manages the surface mount technology and chip scale package lines.
Syed Sajid Ahmad received his master’s degree in experimental physics from the University of the Punjab and his master’s degree in theoretical physics from Islamabad University, Pakistan. Ahmad was employed by Micron Technology conducting development and implementation of advanced packaging prior to joining CNSE at NDSU in 2003. At CNSE, he manages the research and manufacturing capabilities in the areas of thin film, thick film, chip scale packaging and surface mount technology.
John Jacobson received his bachelor’s degree in electronics technology from Arizona State University, Tempe. Prior to joining CNSE at NDSU in 2004, Jacobson served as a materials engineer at Micron Technology, Boise, Idaho. He leads design and electrical modeling of chip scale packaging efforts.
Aaron Reinholz received his bachelor’s degree in electrical engineering from NDSU. Prior to joining CNSE at NDSU in 2004, Reinholz served as an engineer at Rockwell Collins, Inc., Cedar Rapids, Iowa, for 13 years. He directs the CNSE engineering organization overseeing engineering services, coordinating industry partners, executing multiple projects and managing laboratory space. http://www.ndsu.edu/cnseAbout Chip Scale Review
Carol Renner | Newswise Science News
Ultra-precise chip-scale sensor detects unprecedentedly small changes at the nanoscale
18.01.2017 | The Hebrew University of Jerusalem
Data analysis optimizes cyber-physical systems in telecommunications and building automation
18.01.2017 | Fraunhofer-Institut für Algorithmen und Wissenschaftliches Rechnen SCAI
An important step towards a completely new experimental access to quantum physics has been made at University of Konstanz. The team of scientists headed by...
Yersiniae cause severe intestinal infections. Studies using Yersinia pseudotuberculosis as a model organism aim to elucidate the infection mechanisms of these...
Researchers from the University of Hamburg in Germany, in collaboration with colleagues from the University of Aarhus in Denmark, have synthesized a new superconducting material by growing a few layers of an antiferromagnetic transition-metal chalcogenide on a bismuth-based topological insulator, both being non-superconducting materials.
While superconductivity and magnetism are generally believed to be mutually exclusive, surprisingly, in this new material, superconducting correlations...
Laser-driving of semimetals allows creating novel quasiparticle states within condensed matter systems and switching between different states on ultrafast time scales
Studying properties of fundamental particles in condensed matter systems is a promising approach to quantum field theory. Quasiparticles offer the opportunity...
Among the general public, solar thermal energy is currently associated with dark blue, rectangular collectors on building roofs. Technologies are needed for aesthetically high quality architecture which offer the architect more room for manoeuvre when it comes to low- and plus-energy buildings. With the “ArKol” project, researchers at Fraunhofer ISE together with partners are currently developing two façade collectors for solar thermal energy generation, which permit a high degree of design flexibility: a strip collector for opaque façade sections and a solar thermal blind for transparent sections. The current state of the two developments will be presented at the BAU 2017 trade fair.
As part of the “ArKol – development of architecturally highly integrated façade collectors with heat pipes” project, Fraunhofer ISE together with its partners...
19.01.2017 | Event News
10.01.2017 | Event News
09.01.2017 | Event News
20.01.2017 | Awards Funding
20.01.2017 | Materials Sciences
20.01.2017 | Life Sciences