Forum for Science, Industry and Business

Sponsored by:     3M 
Search our Site:

 

Researchers unveil experimental 36-core chip

24.06.2014

Design lets chip manage local memory stores efficiently using an Internet-style communication network.

The more cores — or processing units — a computer chip has, the bigger the problem of communication between cores becomes. For years, Li-Shiuan Peh, the Singapore Research Professor of Electrical Engineering and Computer Science at MIT, has argued that the massively multicore chips of the future will need to resemble little Internets, where each core has an associated router, and data travels between cores in packets of fixed size.


The MIT researchers' new 36-core chip is "tiled," meaning that it simply repeats the same circuit layout 36 times. Tiling makes multicore chips much easier to design.

Courtesy of the researchers

This week, at the International Symposium on Computer Architecture, Peh’s group unveiled a 36-core chip that features just such a “network-on-chip.” In addition to implementing many of the group’s earlier ideas, it also solves one of the problems that has bedeviled previous attempts to design networks-on-chip: maintaining cache coherence, or ensuring that cores’ locally stored copies of globally accessible data remain up to date.

In today’s chips, all the cores — typically somewhere between two and six — are connected by a single wire, called a bus. When two cores need to communicate, they’re granted exclusive access to the bus.

But that approach won’t work as the core count mounts: Cores will spend all their time waiting for the bus to free up, rather than performing computations.

In a network-on-chip, each core is connected only to those immediately adjacent to it. “You can reach your neighbors really quickly,” says Bhavya Daya, an MIT graduate student in electrical engineering and computer science, and first author on the new paper. “You can also have multiple paths to your destination. So if you’re going way across, rather than having one congested path, you could have multiple ones.”

Get snoopy

One advantage of a bus, however, is that it makes it easier to maintain cache coherence. Every core on a chip has its own cache, a local, high-speed memory bank in which it stores frequently used data. As it performs computations, it updates the data in its cache, and every so often, it undertakes the relatively time-consuming chore of shipping the data back to main memory.

But what happens if another core needs the data before it’s been shipped? Most chips address this question with a protocol called “snoopy,” because it involves snooping on other cores’ communications. When a core needs a particular chunk of data, it broadcasts a request to all the other cores, and whichever one has the data ships it back.

If all the cores share a bus, then when one of them receives a data request, it knows that it’s the most recent request that’s been issued. Similarly, when the requesting core gets data back, it knows that it’s the most recent version of the data.

But in a network-on-chip, data is flying everywhere, and packets will frequently arrive at different cores in different sequences. The implicit ordering that the snoopy protocol relies on breaks down.

Imposing order

Daya, Peh, and their colleagues solve this problem by equipping their chips with a second network, which shadows the first. The circuits connected to this network are very simple: All they can do is declare that their associated cores have sent requests for data over the main network. But precisely because those declarations are so simple, nodes in the shadow network can combine them and pass them on without incurring delays.

Groups of declarations reach the routers associated with the cores at discrete intervals — intervals corresponding to the time it takes to pass from one end of the shadow network to another. Each router can thus tabulate exactly how many requests were issued during which interval, and by which other cores. The requests themselves may still take a while to arrive, but their recipients know that they’ve been issued.

During each interval, the chip’s 36 cores are given different, hierarchical priorities. Say, for instance, that during one interval, both core 1 and core 10 issue requests, but core 1 has a higher priority. Core 32’s router may receive core 10’s request well before it receives core 1’s. But it will hold it until it’s passed along 1’s.

This hierarchical ordering simulates the chronological ordering of requests sent over a bus, so the snoopy protocol still works. The hierarchy is shuffled during every interval, however, to ensure that in the long run, all the cores receive equal weight.

Proof, pudding

Cache coherence in multicore chips “is a big problem, and it’s one that gets larger all the time,” says Todd Austin, a professor of electrical engineering and computer science at the University of Michigan. “Their contribution is an interesting one: They’re saying, ‘Let’s get rid of a lot of the complexity that’s in existing networks. That will create more avenues for communication, and our clever communication protocol will sort out all the details.’ It’s a much simpler approach and a faster approach. It’s a really clever idea.”

“One of the challenges in academia is convincing industry that our ideas are practical and useful,” Austin adds. “They’ve really taken the best approach to demonstrating that, in that they’ve built a working chip. I’d be surprised if these technologies didn’t find their way into commercial products.”

After testing the prototype chips to ensure that they’re operational, Daya intends to load them with a version of the Linux operating system, modified to run on 36 cores, and evaluate the performance of real applications, to determine the accuracy of the group’s theoretical projections. At that point, she plans to release the blueprints for the chip, written in the hardware description language Verilog, as open-source code.

Sarah McDonnell | Eurek Alert!
Further information:
http://newsoffice.mit.edu/2014/researchers-unveil-experimental-36-core-chip-0623

More articles from Information Technology:

nachricht LAMA 2.0 accelerates more than just numerical applications
21.06.2016 | Fraunhofer-Institut für Algorithmen und Wissenschaftliches Rechnen SCAI

nachricht Researchers open hairy new chapter in 3-D printing
20.06.2016 | Massachusetts Institute of Technology

All articles from Information Technology >>>

The most recent press releases about innovation >>>

Die letzten 5 Focus-News des innovations-reports im Überblick:

Im Focus: 3-D printing produces cartilage from strands of bioink

Strands of cow cartilage substitute for ink in a 3D bioprinting process that may one day create cartilage patches for worn out joints, according to a team of engineers. "Our goal is to create tissue that can be used to replace large amounts of worn out tissue or design patches," said Ibrahim T. Ozbolat, associate professor of engineering science and mechanics. "Those who have osteoarthritis in their joints suffer a lot. We need a new alternative treatment for this."

Cartilage is a good tissue to target for scale-up bioprinting because it is made up of only one cell type and has no blood vessels within the tissue. It is...

Im Focus: First experimental quantum simulation of particle physics phenomena

Physicists in Innsbruck have realized the first quantum simulation of lattice gauge theories, building a bridge between high-energy theory and atomic physics. In the journal Nature, Rainer Blatt‘s and Peter Zoller’s research teams describe how they simulated the creation of elementary particle pairs out of the vacuum by using a quantum computer.

Elementary particles are the fundamental buildings blocks of matter, and their properties are described by the Standard Model of particle physics. The...

Im Focus: Is There Life On Mars?

Survivalist back from Space - 18 months on the outer skin of the ISS

A year and a half on the outer wall of the International Space Station ISS in altitude of 400 kilometers is a real challenge. Whether a primordial bacterium...

Im Focus: CWRU physicists deploy magnetic vortex to control electron spin

Potential technology for quantum computing, keener sensors

Researchers at Case Western Reserve University have developed a way to swiftly and precisely control electron spins at room temperature.

Im Focus: Physicists measured something new in the radioactive decay of neutrons

The experiment inspired theorists; future ones could reveal new physics

A physics experiment performed at the National Institute of Standards and Technology (NIST) has enhanced scientists' understanding of how free neutrons decay...

All Focus news of the innovation-report >>>

Anzeige

Anzeige

Event News

ERES 2016: The largest conference in the European real estate industry

09.06.2016 | Event News

Networking 4.0: International Laser Technology Congress AKL’16 Shows New Ways of Cooperations

24.05.2016 | Event News

Challenges of rural labor markets

20.05.2016 | Event News

 
Latest News

3-D printing produces cartilage from strands of bioink

27.06.2016 | Materials Sciences

A shampoo bottle that empties completely -- every last drop

27.06.2016 | Innovative Products

Seeds of black holes could be revealed by gravitational waves detected in space

27.06.2016 | Physics and Astronomy

VideoLinks
B2B-VideoLinks
More VideoLinks >>>