Forum for Science, Industry and Business

Sponsored by:     3M 
Search our Site:

 

Researchers unveil experimental 36-core chip

24.06.2014

Design lets chip manage local memory stores efficiently using an Internet-style communication network.

The more cores — or processing units — a computer chip has, the bigger the problem of communication between cores becomes. For years, Li-Shiuan Peh, the Singapore Research Professor of Electrical Engineering and Computer Science at MIT, has argued that the massively multicore chips of the future will need to resemble little Internets, where each core has an associated router, and data travels between cores in packets of fixed size.


The MIT researchers' new 36-core chip is "tiled," meaning that it simply repeats the same circuit layout 36 times. Tiling makes multicore chips much easier to design.

Courtesy of the researchers

This week, at the International Symposium on Computer Architecture, Peh’s group unveiled a 36-core chip that features just such a “network-on-chip.” In addition to implementing many of the group’s earlier ideas, it also solves one of the problems that has bedeviled previous attempts to design networks-on-chip: maintaining cache coherence, or ensuring that cores’ locally stored copies of globally accessible data remain up to date.

In today’s chips, all the cores — typically somewhere between two and six — are connected by a single wire, called a bus. When two cores need to communicate, they’re granted exclusive access to the bus.

But that approach won’t work as the core count mounts: Cores will spend all their time waiting for the bus to free up, rather than performing computations.

In a network-on-chip, each core is connected only to those immediately adjacent to it. “You can reach your neighbors really quickly,” says Bhavya Daya, an MIT graduate student in electrical engineering and computer science, and first author on the new paper. “You can also have multiple paths to your destination. So if you’re going way across, rather than having one congested path, you could have multiple ones.”

Get snoopy

One advantage of a bus, however, is that it makes it easier to maintain cache coherence. Every core on a chip has its own cache, a local, high-speed memory bank in which it stores frequently used data. As it performs computations, it updates the data in its cache, and every so often, it undertakes the relatively time-consuming chore of shipping the data back to main memory.

But what happens if another core needs the data before it’s been shipped? Most chips address this question with a protocol called “snoopy,” because it involves snooping on other cores’ communications. When a core needs a particular chunk of data, it broadcasts a request to all the other cores, and whichever one has the data ships it back.

If all the cores share a bus, then when one of them receives a data request, it knows that it’s the most recent request that’s been issued. Similarly, when the requesting core gets data back, it knows that it’s the most recent version of the data.

But in a network-on-chip, data is flying everywhere, and packets will frequently arrive at different cores in different sequences. The implicit ordering that the snoopy protocol relies on breaks down.

Imposing order

Daya, Peh, and their colleagues solve this problem by equipping their chips with a second network, which shadows the first. The circuits connected to this network are very simple: All they can do is declare that their associated cores have sent requests for data over the main network. But precisely because those declarations are so simple, nodes in the shadow network can combine them and pass them on without incurring delays.

Groups of declarations reach the routers associated with the cores at discrete intervals — intervals corresponding to the time it takes to pass from one end of the shadow network to another. Each router can thus tabulate exactly how many requests were issued during which interval, and by which other cores. The requests themselves may still take a while to arrive, but their recipients know that they’ve been issued.

During each interval, the chip’s 36 cores are given different, hierarchical priorities. Say, for instance, that during one interval, both core 1 and core 10 issue requests, but core 1 has a higher priority. Core 32’s router may receive core 10’s request well before it receives core 1’s. But it will hold it until it’s passed along 1’s.

This hierarchical ordering simulates the chronological ordering of requests sent over a bus, so the snoopy protocol still works. The hierarchy is shuffled during every interval, however, to ensure that in the long run, all the cores receive equal weight.

Proof, pudding

Cache coherence in multicore chips “is a big problem, and it’s one that gets larger all the time,” says Todd Austin, a professor of electrical engineering and computer science at the University of Michigan. “Their contribution is an interesting one: They’re saying, ‘Let’s get rid of a lot of the complexity that’s in existing networks. That will create more avenues for communication, and our clever communication protocol will sort out all the details.’ It’s a much simpler approach and a faster approach. It’s a really clever idea.”

“One of the challenges in academia is convincing industry that our ideas are practical and useful,” Austin adds. “They’ve really taken the best approach to demonstrating that, in that they’ve built a working chip. I’d be surprised if these technologies didn’t find their way into commercial products.”

After testing the prototype chips to ensure that they’re operational, Daya intends to load them with a version of the Linux operating system, modified to run on 36 cores, and evaluate the performance of real applications, to determine the accuracy of the group’s theoretical projections. At that point, she plans to release the blueprints for the chip, written in the hardware description language Verilog, as open-source code.

Sarah McDonnell | Eurek Alert!
Further information:
http://newsoffice.mit.edu/2014/researchers-unveil-experimental-36-core-chip-0623

More articles from Information Technology:

nachricht Computing at the Speed of Light
22.05.2015 | University of Utah

nachricht NOAA's GOES-R satellite begins environmental testing
22.05.2015 | NASA/Goddard Space Flight Center

All articles from Information Technology >>>

The most recent press releases about innovation >>>

Die letzten 5 Focus-News des innovations-reports im Überblick:

Im Focus: Basel Physicists Develop Efficient Method of Signal Transmission from Nanocomponents

Physicists have developed an innovative method that could enable the efficient use of nanocomponents in electronic circuits. To achieve this, they have developed a layout in which a nanocomponent is connected to two electrical conductors, which uncouple the electrical signal in a highly efficient manner. The scientists at the Department of Physics and the Swiss Nanoscience Institute at the University of Basel have published their results in the scientific journal “Nature Communications” together with their colleagues from ETH Zurich.

Electronic components are becoming smaller and smaller. Components measuring just a few nanometers – the size of around ten atoms – are already being produced...

Im Focus: IoT-based Advanced Automobile Parking Navigation System

Development and implementation of an advanced automobile parking navigation platform for parking services

To fulfill the requirements of the industry, PolyU researchers developed the Advanced Automobile Parking Navigation Platform, which includes smart devices,...

Im Focus: First electrical car ferry in the world in operation in Norway now

  • Siemens delivers electric propulsion system and charging stations with lithium-ion batteries charged from hydro power
  • Ferry only uses 150 kilowatt hours (kWh) per route and reduces cost of fuel by 60 percent
  • Milestone on the road to operating emission-free ferries

The world's first electrical car and passenger ferry powered by batteries has entered service in Norway. The ferry only uses 150 kWh per route, which...

Im Focus: Into the ice – RV Polarstern opens the arctic season by setting course for Spitsbergen

On Tuesday, 19 May 2015 the research icebreaker Polarstern will leave its home port in Bremerhaven, setting a course for the Arctic. Led by Dr Ilka Peeken from the Alfred Wegener Institute, Helmholtz Centre for Polar and Marine Research (AWI) a team of 53 researchers from 11 countries will investigate the effects of climate change in the Arctic, from the surface ice floes down to the seafloor.

RV Polarstern will enter the sea-ice zone north of Spitsbergen. Covering two shallow regions on their way to deeper waters, the scientists on board will focus...

Im Focus: Gel filled with nanosponges cleans up MRSA infections

Nanoengineers at the University of California, San Diego developed a gel filled with toxin-absorbing nanosponges that could lead to an effective treatment for skin and wound infections caused by MRSA (methicillin-resistant Staphylococcus aureus), an antibiotic-resistant bacteria. This "nanosponge-hydrogel" minimized the growth of skin lesions on mice infected with MRSA - without the use of antibiotics. The researchers recently published their findings online in Advanced Materials.

To make the nanosponge-hydrogel, the team mixed nanosponges, which are nanoparticles that absorb dangerous toxins produced by MRSA, E. coli and other...

All Focus news of the innovation-report >>>

Anzeige

Anzeige

Event News

International symposium: trends in spatial analysis and modelling for a more sustainable land use

20.05.2015 | Event News

15th conference of the International Association of Colloid and Interface Scientists

18.05.2015 | Event News

EHFG 2015: Securing health in Europe. Balancing priorities, sharing responsibilities

12.05.2015 | Event News

 
Latest News

Mesoporous Particles for the Development of Drug Delivery System Safe to Human Bodies

22.05.2015 | Materials Sciences

Computing at the Speed of Light

22.05.2015 | Information Technology

Development of Gold Nanoparticles That Control Osteogenic Differentiation of Stem Cells

22.05.2015 | Materials Sciences

VideoLinks
B2B-VideoLinks
More VideoLinks >>>