According to Dr Michael Kraft at the University's School of Electronics & Computer Science (ECS), the major challenge when stacking silicon wafers is to align one wafer to another, matching all the features.
'The alignment needs to be accurate,' commented Dr Kraft. 'At the moment, big chunky machines are being used and the process is being carried out optically. The optical path is long and this introduces errors.'
Dr Kraft and his colleague, Professor Mark Spearing at the School of Engineering Sciences, worked with Dr Liudi Jiang, who is now a Roberts Fellow in the School of Engineering Sciences, to develop what they describe as 'an effective passive alignment technique for the achievement of nanoprecision alignment'.
The approach adopted by the researchers means that the alignment features consisting of convex pyramids and concave pits can be fabricated and chip scale specimens can be successfully bonded after the microfabrication process. An alignment precision of 200 nanometres has been achieved.
'We have demonstrated that we do not need expensive machines to create alignment,' said Dr Kraft. 'Our system will automatically fit the wafers together like Lego.'
The researchers are in the process of submitting a proposal to the Engineering and Physical Sciences Research Council (EPSRC) to enable them to develop their work in this field further.
Helene Murphy | alfa
Ultra-precise chip-scale sensor detects unprecedentedly small changes at the nanoscale
18.01.2017 | The Hebrew University of Jerusalem
Data analysis optimizes cyber-physical systems in telecommunications and building automation
18.01.2017 | Fraunhofer-Institut für Algorithmen und Wissenschaftliches Rechnen SCAI
19.01.2017 | Event News
10.01.2017 | Event News
09.01.2017 | Event News
20.01.2017 | Awards Funding
20.01.2017 | Materials Sciences
20.01.2017 | Life Sciences