Forum for Science, Industry and Business

Sponsored by:     3M 
Search our Site:

 

Pushing the limits of chip miniaturisation

09.01.2008
Over the last four decades, computer chips have found their way into virtually every electronic device in the world. During that time they have become smaller, cheaper and more powerful, but, for a team of European researchers, there is still plenty of scope to push back the limits of miniaturisation.

The first generation of CMOS (complementary metal-oxide semiconductor) chips were based on a design process with lithographic features defining regions inside the transistors of 10 micrometres or more. The chips in most products in use today have features more than a hundred times smaller – just 65 nanometres (nm) or 90nm, approximately 1,000 times less than the width of a human hair. That may be small, but in the competitive semiconductor industry, where size is of high importance, it is not small enough.

A reduction in minimum feature size means more transistors per chip, more transistors means more computing power, and more power means electronic systems – mobile phones, PCs, satellites, vehicles, etc. – will gain in functionality and performance. And, because the processed silicon wafers out of which chips are made are expensive (setting up a factory to produce them costs €3 billion) using less of them to do more means the trend toward such devices becoming cheaper can continue.

“The semiconductor industry is in the business of selling square millimetres of silicon. So, by cramming more transistors into a chip you’re delivering more capacity, more functionality and more computing power for the same price. It’s why things like mobile phones, LCD TVs and DVD players are coming down in price,” notes Gilles Thomas, the director of R&D Cooperative Programs at STMicroelectronics in Crolles, France, the world’s fifth biggest semiconductor manufacturer and Europe’s largest semiconductor supplier.

Taking the ‘O’ out of CMOS
Over the last three and a half years, STMicroelectronics has coordinated two large EU-funded projects to push back the limits of miniaturisation in the semiconductor industry. The NanoCMOS initiative, ending in June 2006, developed the technology to create a 45nm generation (or technology node) of chips.

A follow-up project, called Pullnano and coordinated by Thomas, is currently working on developing nodes as small as 32nm and even 22nm. At that diminutive size, semiconductor manufacturing is continuing to test Moore’s Law, an assumption spelled out by Intel co-founder Gordon E Moore, in 1965, predicting that the number of transistors that can be cost-effectively placed on a chip will double approximately every two years.

“The work of NanoCMOS and Pullnano has moved in that direction, although there is probably 12 or 15 more years to go before we hit a practical and economical limit on how small the nodes can become,” Thomas explains.

At the 32nm scale, in particular, quantum mechanical effects come into play in a big way. One major problem the Pullnano researchers have solved is reducing current leakage at the logic gate by using a hafnium compound-based insulator with higher dielectric strength than traditional silicon dioxide.

“We’ve achieved a 100-fold reduction in gate leakage,” Thomas says, noting that it is the first time the oxide – the ’O’ in CMOS – has been replaced with a different material.

Semiconductor makers’ “million-dollar question”
But as nodes keep getting smaller, a point will inevitably be reached when it is simply no longer feasible to continue to reduce the minimum feature size to make space for more transistors. Thomas describes this point as the semiconductor industry’s “million-dollar question”, although he estimates that it will probably be around the 16nm or 11nm mark.

“At that point it would not be economical or practical to go smaller, even though, in theory, it would be possible,” he says.

Even so, there is still some time before that point is reached. STMicroelectronics is due to start sampling the 45nm node semiconductors that the NanoCMOS project helped develop from next year, with a view to placing electronic systems using them in consumers’ hands by 2009.

By 2011, the Switzerland-headquartered company expects to start commercialising the 32nm node semiconductors being developed in the Pullnano initiative, with a view to developing a commercially viable 22nm process a couple of years after that.

“The 45nm process has already been validated through the production of an SRAM [static random access memory] chip, which we use to benchmark the performance of each generation. We will do the same with the 32nm process,” Thomas says.

NanoCMOS, which involved 20 partners, and Pullnano, which involves 38 partners, have helped give Europe an edge in semiconductor manufacturing, suggests Thomas, although he notes that the highly competitive sector remains dominated by American and Asian giants such as Intel and Samsung. Nonetheless, there is plenty of room for future growth, even as chips become cheaper.

Consumers will be the biggest beneficiary of the continuation of this miniaturisation trend. The economies of scale created within the $260 billion (+/- €183 billion) semiconductor industry have put electronics within the reach of the masses as the cost per transistor has fallen 2,500 times over the last 25 years. This is thanks to shrinking feature sizes and to increases in transistor manufacturing capacity by a factor of some 30,000.

“Just look at computer memory, in the early 1970s one megabyte cost more than a house, now it costs less than a piece of candy,” Thomas notes.

Christian Nielsen | alfa
Further information:
http://cordis.europa.eu/ictresults/index.cfm/section/news/tpl/article/BrowsingType/Features/ID/89282

More articles from Information Technology:

nachricht Information integration and artificial intelligence for better diagnosis and therapy decisions
24.05.2017 | Fraunhofer MEVIS - Institut für Bildgestützte Medizin

nachricht World's thinnest hologram paves path to new 3-D world
18.05.2017 | RMIT University

All articles from Information Technology >>>

The most recent press releases about innovation >>>

Die letzten 5 Focus-News des innovations-reports im Überblick:

Im Focus: Can the immune system be boosted against Staphylococcus aureus by delivery of messenger RNA?

Staphylococcus aureus is a feared pathogen (MRSA, multi-resistant S. aureus) due to frequent resistances against many antibiotics, especially in hospital infections. Researchers at the Paul-Ehrlich-Institut have identified immunological processes that prevent a successful immune response directed against the pathogenic agent. The delivery of bacterial proteins with RNA adjuvant or messenger RNA (mRNA) into immune cells allows the re-direction of the immune response towards an active defense against S. aureus. This could be of significant importance for the development of an effective vaccine. PLOS Pathogens has published these research results online on 25 May 2017.

Staphylococcus aureus (S. aureus) is a bacterium that colonizes by far more than half of the skin and the mucosa of adults, usually without causing infections....

Im Focus: A quantum walk of photons

Physicists from the University of Würzburg are capable of generating identical looking single light particles at the push of a button. Two new studies now demonstrate the potential this method holds.

The quantum computer has fuelled the imagination of scientists for decades: It is based on fundamentally different phenomena than a conventional computer....

Im Focus: Turmoil in sluggish electrons’ existence

An international team of physicists has monitored the scattering behaviour of electrons in a non-conducting material in real-time. Their insights could be beneficial for radiotherapy.

We can refer to electrons in non-conducting materials as ‘sluggish’. Typically, they remain fixed in a location, deep inside an atomic composite. It is hence...

Im Focus: Wafer-thin Magnetic Materials Developed for Future Quantum Technologies

Two-dimensional magnetic structures are regarded as a promising material for new types of data storage, since the magnetic properties of individual molecular building blocks can be investigated and modified. For the first time, researchers have now produced a wafer-thin ferrimagnet, in which molecules with different magnetic centers arrange themselves on a gold surface to form a checkerboard pattern. Scientists at the Swiss Nanoscience Institute at the University of Basel and the Paul Scherrer Institute published their findings in the journal Nature Communications.

Ferrimagnets are composed of two centers which are magnetized at different strengths and point in opposing directions. Two-dimensional, quasi-flat ferrimagnets...

Im Focus: World's thinnest hologram paves path to new 3-D world

Nano-hologram paves way for integration of 3-D holography into everyday electronics

An Australian-Chinese research team has created the world's thinnest hologram, paving the way towards the integration of 3D holography into everyday...

All Focus news of the innovation-report >>>

Anzeige

Anzeige

Event News

Marine Conservation: IASS Contributes to UN Ocean Conference in New York on 5-9 June

24.05.2017 | Event News

AWK Aachen Machine Tool Colloquium 2017: Internet of Production for Agile Enterprises

23.05.2017 | Event News

Dortmund MST Conference presents Individualized Healthcare Solutions with micro and nanotechnology

22.05.2017 | Event News

 
Latest News

How herpesviruses win the footrace against the immune system

26.05.2017 | Life Sciences

Water forms 'spine of hydration' around DNA, group finds

26.05.2017 | Life Sciences

First Juno science results supported by University of Leicester's Jupiter 'forecast'

26.05.2017 | Physics and Astronomy

VideoLinks
B2B-VideoLinks
More VideoLinks >>>