• The NaNoC project aims at developing an innovative design platform for future Network-on-Chip (NoC) based multi-core systems.
• The project is being carried out by a consortium, led by the Parallel Architecture’s Group (GAP) at Technical University of Valencia
Multi-core Systems-on-Chip (SoCs) are becoming ubiquitous in multiple industrial domains, from consumer electronics to automotive, from telecommunications to industrial automation. However, numerous challenges lie ahead, especially regarding the design complexity of such platforms and the physical-level issues as fabrication is further miniaturized. On the other hand, there is today wide consensus on the inherent performance scalability limitations of state-of-the-art interconnect fabrics, ranging from shared busses to bridged busses, all the way to the latest multi-layer communication architectures.
With respect to this, the interconnect fabric, increasingly viewed as the key limiter for effective system integration, is becoming one of the major challenges in the design of on-chip multi-core architectures. To solve this, Networks-on-chip (NoCs) have been proposed as the communication backbone for large-scale integrated systems. They can effectively cope with the productivity gap by providing parallelism through the replication of many identical blocks placed each in a tile of a regular array fabric.
The NaNoC project aims at developing an innovative design platform for future Network-on-Chip (NoC) based multi-core systems. This NaNoC design platform intends to master the design complexity of advanced microelectronic systems by enabling strict component oriented architectural design. A compositional approach to NoC design in future multi-core chips is out of the reach of current design methods and tools due to new design constraints.
Above all, the NaNoC design platform fosters the tight cooperation between system research, circuit design and process development by means of a silicon-aware decision making at each layer of the design hierarchy. In this direction, NaNoC not only provides a cross-layer approach to tackle composability challenges (e.g., physical design techniques for enhanced reliability combined with architecture-level techniques for fault containment), but also defines an exchange format for interoperability between design tools for cross-layer optimization. Interoperability between developed NoC design methods/prototype tools and mainstream design toolflows will also be pursued.
The NaNoC (Nanoscale Silicon-Aware Network-on-Chip Design Platform) started on January 2010, funded by the European Union's Seventh Framework Program (2007-2013). The project is being carried out by a consortium, led by the Parallel Architecture’s Group (GAP) at Technical University of Valencia (Valencia, Spain). About 2.9 million euro (about $4.6 million) of the budget is being provided by European tax payer through the offices of the European Commission and the rest by the project partners including the Technical University of Valencia (Spain), University of Ferrara (Italy), Simula Research Labs (Norway), Infineon Technologies AG (Germany), Teklatech A/S (Denmark), iNoCs SàRL (Switzerland), and Lantiq (Germany).Project website: http://www.nanoc-project.eu
Gecko adhesion technology moves closer to industrial uses
13.12.2017 | Georgia Institute of Technology
New silicon structure opens the gate to quantum computers
12.12.2017 | Princeton University
MPQ scientists achieve long storage times for photonic quantum bits which break the lower bound for direct teleportation in a global quantum network.
Concerning the development of quantum memories for the realization of global quantum networks, scientists of the Quantum Dynamics Division led by Professor...
Researchers have developed a water cloaking concept based on electromagnetic forces that could eliminate an object's wake, greatly reducing its drag while...
Tiny pores at a cell's entryway act as miniature bouncers, letting in some electrically charged atoms--ions--but blocking others. Operating as exquisitely sensitive filters, these "ion channels" play a critical role in biological functions such as muscle contraction and the firing of brain cells.
To rapidly transport the right ions through the cell membrane, the tiny channels rely on a complex interplay between the ions and surrounding molecules,...
The miniaturization of the current technology of storage media is hindered by fundamental limits of quantum mechanics. A new approach consists in using so-called spin-crossover molecules as the smallest possible storage unit. Similar to normal hard drives, these special molecules can save information via their magnetic state. A research team from Kiel University has now managed to successfully place a new class of spin-crossover molecules onto a surface and to improve the molecule’s storage capacity. The storage density of conventional hard drives could therefore theoretically be increased by more than one hundred fold. The study has been published in the scientific journal Nano Letters.
Over the past few years, the building blocks of storage media have gotten ever smaller. But further miniaturization of the current technology is hindered by...
With innovative experiments, researchers at the Helmholtz-Zentrums Geesthacht and the Technical University Hamburg unravel why tiny metallic structures are extremely strong
Light-weight and simultaneously strong – porous metallic nanomaterials promise interesting applications as, for instance, for future aeroplanes with enhanced...
11.12.2017 | Event News
08.12.2017 | Event News
07.12.2017 | Event News
14.12.2017 | Health and Medicine
14.12.2017 | Physics and Astronomy
14.12.2017 | Life Sciences